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While the use of blind vias has become fairly common in electronics manufacturing today, inspection of via holes during fabrication is still problematic. We take a look at a simple and easy way of assessing blind vias that makes failure analysis easier to perform and produces less controversy.
It has become common practice to use blind vias in many portable electronics products. Experience has shown that this method of interconnection is reliable provided the fabrication process is well defined and controlled. Both through hole, blind and buried vias can stand-up to conventional and now Lead-free manufacture as the length of the barrel is fairly short. It is, however, still difficult to inspect via locations during the fabrication process and there is often great debate on the cause of any failure or if a particular via is satisfactory of not. The images in Figure 1 show typical examples of different via connections.
It was a little unfortunate that the IPC-A-600G did not address the issue of via assessment when it was last updated and released during 2004. It is hoped that this will be addressed during any future planed revisions. Blind and buried vias have been used in the industry for many years. Great experience exists, but very few standards or inspection guidelines exist for a company to reference. Producing a microsection is still the most common method of via assessment. Engineers who have learned the procedures of microsectioning will state that it requires great level of skill and experience to correctly prepare and make assessment of a blind via. Often the assessment can be debated due to the methods of sectioning and the final etching process used on the Copper layers.
Interconnection Stress Test
Recently Interconnection Stress Test (IST) has been used by companies as an assessment tool to examine the reliability under simulated operational conditions. A test coupon is designed to simulate the via pattern based on the design rules used on a product family. The test coupon features a heating circuit which allows a DC current to pass through internal layers to simulate the operating conditions of the PCB. This stresses the vias and by monitoring the changes in resistance can determine the expected life of the product based on design rules, manufacture standard and quality of the process. Although the testing and reliability of a particular set Over the last year experience has been gained in using a different approach, or perhaps just coming at the problem from a different angle. Over many years engineers have produced traditional microsections looking at plated through holes along the length of the barrel. In the case of multilayer boards if any concerns were seen on barrel plating and inner foil separation, experienced engineers would turn the section around and examine the Copper pad connection.
The images in Figure 2 show a traditional section and Copper foil separation. The second image shows the Copper pad and the inner Copper barrel separated, the third image is at a higher magnification. This is achieved by grinding the section up through the barrel and illustrates if complete or only partial separation is present.
Back grinding of section has also been used on board assemblies to look at voiding, solder shorts and corrosion under chip components. Figure 3 shows solder shorting and voiding under the chip component when viewed from under the pads.
Examination of blind vias by back grinding
The following procedure may be used to examine blind via hole interconnections for routine testing or during failure analysis of a printed circuit board. The illustrations outline the typical procedure and the information that may be obtained from any via.
A section of the board must be cut containing the via or group of via holes under examination. This can be conducted with a rotary saw to minimise damage to the board or flexing thin substrates. Examination of the Gerber files can help to determine the points of interest provided the fault locations have been determined by electrical test. The design files can also show other via positions in this particular layer.
The board section must be cleaned in IPA to remove any surface contamination. This also ensures the mounting resin will adhere correctly during curing. The section of the board must be marked or a reference diagram/ photograph made so the correct via or vias are being examined at all times.
The board section is then placed in a microsection mould. The position must be such that the back of the via or capture pad is facing down. The epoxy mix must be poured in slowly to cover and surround the section of the circuit board. The epoxy is simply being used to hold the board during the grinding operation.
The section mould must be placed in an air circulated oven and the epoxy allowed to cure. When the epoxy is fully cured it is carefully removed from the mould and the exposed face of the board towards the back of the via hole capture pad must be ground. Grinding can be conducted initially using a 400 grit then reducing to a 600 grit paper to slow down the epoxy removal rate. Scratches are not really an issue in this procedure but control of the depth is more important. Figure 4 shows examples of via and track patterns visible through the PCB during grinding.
The depth of grinding must be checked regularly with a microscope or 20x eye glass to determine when the pad surface is near. Ideally the objective is to reach the base Copper foil surface or the epoxy layer just below the Copper track and pad. With care, and keeping the section flat, it should be possible to examine more than one via PCBFABRICATION PCBFABRICATION interconnection using this technique. If more than one via can be examined then a better understanding of the quality of the interconnection can be made. If this technique is only being used for failure analysis of a specific via other vias can be examined first without disturbing the via in question. They allow an engineer unfamiliar with the technique to practice.
The images in Figure 5 show tracks leading to the blind via capture pads (above) and a close up of pad just below the Copper foil (below). Figure 6 shows one track cut in preparation to via pad removal (above) and a second one prior to cutting the track between via pad and through hole via (below).
When the section to the base of the Copper foil has been ground, it must be placed under a microscope and the track end connected to the capture pad probed. The track must then be peeled from the surface of the epoxy. If during grinding the Copper surface is not reached, far less strain will be put on the track and Copper pad during peeling. When the Copper track is peeled back, the capture pad will also be separated from the base of the plated via. Figure 7 shows a close up of a via pad after removal (left), the surface of the Copper under the via hole (middle) and a close up of the Copper surface (right).
The track and connected pad can now be placed in a sealed container for future examination, also the section can be placed in another sealed container. Correct storage of the samples prevents any debris falling on the two surfaces and possibly confusing any future analysis. 
